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transistors
Jing Guo,a) Mark Lundstrom, and Supriyo Datta
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共Received 13 February 2002; accepted for publication 1 March 2002兲
The performance limits of carbon nanotube field-effect transistors 共CNTFETs兲 are examined
theoretically by extending a one-dimensional treatment used for silicon metal–oxide–
semiconductor field-effect transistors 共MOSFETs兲. Compared to ballistic MOSFETs, ballistic
CNTFETs show similar I – V characteristics but the channel conductance is quantized. For
low-voltage, digital applications, the CNTFET with a planar gate geometry provides an on-current
that is comparable to that expected for a ballistic MOSFET. Significantly better performance,
however, could be achieved with high gate capacitance structures. Because the computed
performance limits greatly exceed the performance of recently reported CNTFETs, there is
considerable opportunity for progress in device performance. © 2002 American Institute of
Physics. 关DOI: 10.1063/1.1474604兴

Recent demonstrations of carbon nanotube field-effect
transistors and circuits suggest that these devices could play
an important role in future electronic systems.1– 4 Previous
theoretical studies of nanotube devices have mostly focused
on two terminal devices, such as PN junctions and Schottky
diodes,5–7 but from an application point of view, the transistor is the most interesting. To date, experimentally fabricated
carbon nanotube field-effect transistors 共CNTFETs兲 have employed channel lengths of several hundred or thousand nanometers and often display a large contact resistance between metal and nanotube. In addition, it is not yet clear how
these devices operate. One possibility is that the gate field
modulated the width of a barrier at the source contact, analogous to the Schottky barrier metal–oxide–semiconductor
field-effect transistor 共MOSFET兲.8 In this letter, we theoretically evaluated the performance limit for CNTFETs by
extending the one-dimensional 共1D兲 theory of ballistic
MOSFETs to ideal, ballistic CNTFETs. We show that the
characteristics of ballistic CNTFETs are affected by the 1D
nature and nonparabolic band structure of the nanotube. The
results indicate that reported CNTFETs operate well below
the upper limit and suggest that improved technology 共e.g.,
low resistance contacts, better gate electrostatics, and shorter
channel lengths兲 will produce substantial performance improvements. Finally, we compare ideal, ballistic CNTFETs to
ideal, ballistic MOSFETs in order to examine the role for
CNTFETs in low-voltage, high-density, digital applications.
The modeled device, a coaxially gated, N-type CNTFET
with nanotube diameter d⫽1 nm, insulator thickness t ins
⫽1 nm, and dielectric constant  ⫽4, is schematically shown
in Figs. 1共a兲 and 1共b兲. The intrinsic nanotube channel is separated from the source/drain metal contact by the heavily
N-doped nanotube source/drain extension to minimize the
Miller capacitance between gate and source/drain electrode.
The source/drain region could also be realized by using
weakly coupled metal-nanotube contacts with an appropriate
a兲
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metal work function.9 We assume that the metal-nanotube
contact resistance, R C ⫽0, and carrier transport through
nanotube is ballistic 共no scattering兲. Calculations base on
these assumptions should establish the upper limit of
CNTFET performance.
We calculate the ballistic limit I – V characteristics of a
CNTFET by a procedure analogous to Natori’s treatment of
the ballistic silicon MOSFET.10–13 The procedure begins by
calculating the equilibrium charge density, Q L , versus gate
voltage, V G , by solving the Poisson equation selfconsistently with the carrier population in the carbon
nanotube.14,15 Above the threshold voltage, V T , the charge in
the nanotube increase approximately linearly with the gate
voltage. In a long-channel transistor, the charge density at the

FIG. 1. Schematic diagrams of the modeled, coaxially gated CNTFET. 共a兲
Cross section along the nanotube channel direction. The hatched line regions
are the heavily N-doped nanotube source and drain, and the thin crosshatched line region is the intrinsic nanotube channel. 共b兲 Cross section perpendicular to the nanotube channel direction, which shows the gate configuration. 共c兲 The subband profile vs the position along the channel direction.
At the top of barrier, the ⫹k states and the ⫺k states are populated according to the source Fermi level  s and the drain Fermi level  D , respectively.
© 2002 American Institute of Physics
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beginning of the channel, Q L , is equal to its value at equilibrium and is independent of the drain voltage. In an electrostatically well-designed, short-channel transistor, Q L is
approximately independent of drain voltage, except that the
value of V T may be shifted by two-dimensional
electrostatics.15 We may, therefore, assume that an appropriately shifted, equilibrium Q L vs V G relation holds at the top
of the source-channel barrier. The magnitude of the resulting
V T is selected to achieve the specified I off . This approach
captures the essential physics of the device, but a two- or
three-dimensional solution of Poisson’s equation will be necessary to evaluate the magnitude of the V T shift and the
output conductance, and to address the scaling limit for
CNTFETs.16
At the top of the barrier, the ⫹k states are populated by
injection from the source and the ⫺k states by injection from
the drain, as shown in Fig. 1共c兲. Therefore, the electron density for the ith conduction band is
n i⫽

冕

D i共 E 兲
关 f 共 E⫺  S 兲 ⫹ f 共 E⫺  S ⫹qV D 兲兴 dE,
2
E 0 ⫹⌬ i
⫹⬁

共1兲

where  s is the source Fermi level and, f (E) is the Fermi
function, and the density of states is17
D i共 E 兲 ⫽

8
3  bt

兩 E⫺E 0 兩

冑共 E⫺E 0 兲 2 ⫺⌬ 2i

⌰ 共 兩 E⫺E 0 兩 ⫺⌬ i 兲 ,

共2兲

where b⬇1.44 Å and t⬇2.5 eV are the C–C bonding distance and energy, respectively, and ⌰(x) equals 1 for positive x and 0 otherwise. The parameter, E 0 , is the middle gap
energy, and ⌬ i is the bottom of the ith conduction band
relative to E 0 . 17 Summation of electron densities over all
conduction bands gives the total electron density. If we set
the source Fermi level to zero, then the only unknown in the
above expressions is E 0 . Its value is adjusted iteratively to
maintain the previously computed, shifted equilibrium
charge density, Q L (V G ). Finally, having determined E 0 , the
currents in the positive and negative half k states are evaluated by integration over energy, and their difference gives the
drain current. The details of this procedure and its validation
by detailed simulations are discussed by Natori10,11 and
Lundstrom.16
Figure 2 shows I – V characteristics of the ballistic, coaxially gated CNTFET assuming a power supply voltage of
0.4 V, which is appropriate for high density, digital applications in the future.18 The left axis of Fig. 2共a兲 shows the
computed log(ID) vs V G . As noted earlier, the value of the
threshold voltage was selected 共by adjusting the gate electrode work function兲 to produce 10⫺2  A of off-current.
共The off-current specified for 2016 node of ITRS, I off
⫽10  A/  m, 18 times the nanotube diameter, d⫽1 nm.兲 The
on-current is 11.2 A, well-below the 25 A obtained for
metallic nanotubes19 because of the limited amount of charge
that can be induced with a low power supply voltage and the
modest dielectric constant assumed. Comparisons with conventional, planar MOSFETs are difficult because of the difference in device geometries, but we note that the on-off
current ratio (I on /I off⬇1120) outperforms that of a 10 nm
ballistic MOSFET with the same insulator and power supply
(I on /I off⬇110).

FIG. 2. I – V characteristics of the coaxially gated CNTFET. 共a兲 Computed
log(ID) vs V G 共on the left axis兲 and transconductance vs V G 共on the right
axis兲 at V D ⫽0.4 V. 共b兲 The computed I D vs V D characteristic with gate bias
as a parameter. 共V G ⫽0.1– 0.4 V, 0.1 V/step.兲 The inset shows the quantized
channel conductance vs gate voltage at T⫽300 K. The normalization conductance G 0 ⫽4e 2 /h, where e is the electron charge and h the Planck constant.

The right axis of Fig. 2共a兲 shows that the transconductance of the coaxially gated CNTFET at V G ⫽0.4 V is 63 S,
about two orders of magnitude larger than the value reported
in a recent study2 共⬃0.342 S兲 due to two reasons. First, our
use of coaxial geometry with thin insulator offers better gate
controlled electrostatics and about an order of magnitude
larger C G than the planar geometry with thick gate insulator
used in Ref. 2. Second, the average carrier velocity at the top
of the barrier (⬃2.7⫻107 cm/s) of the ideal, ballistic
CNTFET is larger than the value (⬃6⫻105 cm/s) in the
experimental CNTFET, which has a channel length of about
1 m and is likely to be affected by scattering. The larger g m
of the ballistic, coaxial CNTFET suggests that better electrostatic design and downscaling the device, would allow it to
operate closer to the ballistic limit and substantially improve
its performance.
The drain current saturation displayed in the output characteristics 关Fig. 2共b兲兴 occurs 共as for a ballistic MOSFET兲
when the drain bias is large, so that negative k-states at the
top of the barrier are not occupied. The inset in Fig. 2共b兲
shows, however, that the low-bias channel conductance,
G CH , versus gate voltage behaves differently than that of a
MOSFET. For a MOSFET in the degenerate limit, G CH
⫽M (2e 2 /h), where M is the number of occupied transverse
modes.20 Because the width of a MOSFET is typically large,
the number of transverse modes, and therefore G CH , increases continuously with gate voltage. For the CNTFET,
however, the channel conductance versus gate voltage is
quantized in units of G 0 ⫽4e 2 /h, because only two modes
per subband can propagate. 共This effect has been discussed
by Yamada.21兲 The transition between conductance steps is
broadened at room temperature such that for low voltage
operation, the channel conductance is approximately proportional to gate voltage.
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FIG. 3. The injection carrier velocity 共on the left axis兲 and the percentage of
charge in the first subband n 1 /n L 共on the right axis兲 vs the gate voltage at
V D ⫽1 V for the coaxially gated CNTFET.

Because the charge at the beginning of the channel is
determined by metal–insulator–semiconductor electrostatics,
it is useful to express the on-current as the product of charge
times the injection velocity 关  inj⬅I on /Q L (0) 兴 , which is simply the average carrier velocity at the top of the barrier. Figure 3 plots the injection velocity 共on the left axis兲 and the
percentage of charge in the first subband 共on the right axis兲
versus gate voltage at V D ⫽1.0 V. Under low gate voltages
(V G ⬍0.8 V), the relatively small amount of charge at the
top of the barrier occupies only the first subband. As the gate
voltage increases from V G ⫽0 V, the Fermi level, E F , moves
to a steeper part of the band, and the injection velocity increases rapidly until E F hits the bottom of the second subband. The band structure of a carbon nanotube allows higher
injection velocities than that for silicon MOSFETs, but only
at high gate voltages for which the Fermi level is well above
the bottom of the first subband.
Finally, we compare the idealized, ballistic CNTFET to
an idealized, ballistic single-gate silicon MOSFET with the
same gate insulator thickness and dielectric constant. This
comparison is most readily done for the planar nanotube array. We assume the nanotube diameter d⫽1 nm, insulator
thickness t ins⫽1 nm, dielectric constant  ⫽4, and spacing
between neighboring nanotube S⫽2d. 2 共Reducing the spacing to S⫽d does not double the device performance because
each nanotube image to a narrower width on the gate
plane.14兲 The gate work functions of the planar CNTFET and
MOSFET are adjusted to produce I off⫽10  A/  m. 10 The
resulting ballistic on-current of the planar CNTFET at V DD
⫽0.4 V, 790 A/m, is less than that for the silicon
MOSFET, 1100 A/m. The difference occurs for two reasons. First, when the gate oxide is thin, an array of cylindrical nanotubes 共with charge almost uniformly distributed
around nanotubes because most of the charge occupies the
first subband兲 is not as effective as the planar silicon MOS
capacitor in gating charge into the nanotube array.14 Second,
although the nanotube band structure allow a upper limit of
 inj⬇8⫻107 cm/s 共carrier velocity in graphene兲, at V G
⫽0.4 V the limited amount of charge only occupies the bottom of the first subband and results in  inj⬇1.8⫻107 cm/s.
The performance of the CNTFET, with respect to silicon
MOSFETs, may be improved with better gate electrostatics.
For example, insulators applicable to CNTFETs 共e.g.,
Al2 O3 , dielectric constant of 9.4兲 can have higher dielectric
constant than SiO2 and imbedding the nanotube in the gate
insulator may increase C G somewhat.4 Such changes im-
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prove the gate capacitance and result in comparable ballistic
on-current to silicon MOSFETs. Even more effective electrostatic gating may allow the CNTFET to outperform the
MOSFET. For example, the coaxially gated CNTFET delivers an on-current 共11.2 A兲 that much higher than the oncurrent per nanotube for the planar array 共1.6 A兲. The use
of a higher dielectric constant would also benefit the CNTFET, and if high gate voltages can be used, the ballistic currents should be substantially greater than that of a corresponding MOSFET because both the injection charge density
and velocity increase.
In summary, the ballistic limit performance of CNTFETs
was evaluated. The I – V characteristics are similar to those
of a conventional MOSFET, except for the occurrence of a
quantized channel conductance. The on-current and transconductance of the computed ballistic CNTFET are well
above the values currently being obtained experimentally
共due to our assumption of ideal metal-nanotube contacts, ballistic channel transport, and better gate controlled electrostatics兲, suggesting possibility to improve the performance substantially by better device design. For low voltage operation,
the ballistic CNTFET with a planar gate geometry shows no
advantage over the ballistic silicon MOSFET in terms of
on-current, significantly better performance, however, is
achieved with a coaxially gated geometry.
This work was supported by the National Science Foundation, Grant No. EEC-0085516. Helpful discussions with P.
McEuen, through the MARCO/DARPA Focused Research
Center on Materials, Structures and Devices, are acknowledged.

1

R. Martel, T. Schimidt, H. R. Shea, T. Hertel, and P. Avouris, Appl. Phys.
Lett. 73, 2447 共1998兲.
2
R. Martel, H.-S. P. Wong, K. Chan, and P. Avouris, Tech. Dig. - Int.
Electron Devices Meet. 2001, 159 共2001兲.
3
V. Derycke, R. Martel, J. Appenzeller, and P. Avouris, Nano Letters 9, 453
共2001兲.
4
A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, Science 294, 1317
共2001兲.
5
F. Leonard and J. Tersoff, Phys. Rev. Lett. 83, 5174 共1999兲.
6
A. A. Odintsov, Phys. Rev. Lett. 85, 150 共2000兲.
7
F. Leonard and J. Tersoff, Phys. Rev. Lett. 84, 4693 共2000兲.
8
B. Winstead and U. Ravaioli, IEEE Trans. Electron Devices 47, 1241
共2000兲.
9
F. Leonard and J. Tersoff, Phys. Rev. Lett. 85, 4767 共2000兲.
10
K. Natori, J. Appl. Phys. 76, 4879 共1994兲.
11
K. Natori, IEICE Trans. Electron. E84C, 1029 共2001兲.
12
F. Assad, Z. Ren, D. Vasileska, S. Datta, and M. Lundstrom, IEEE Trans.
Electron Devices 47, 232 共2000兲.
13
Z. Ren, R. Venugopal, S. Datta, M. Lundstrom, D. Jovanovic, and J.
Fossum, Tech. Dig. - Int. Electron Devices Meet. 2000, 175 共2000兲.
14
J. Guo, S. Goasguen, M. Lundstrom, and S. Datta 共unpublished兲.
15
Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices 共Cambridge University Press, Cambridge, 1998兲.
16
M. Lundstrom and Z. Ren, IEEE Trans. Electron Devices 49, 133
共2002兲.
17
J. W. Mintmire and C. T. White, Phys. Rev. Lett. 81, 2506
共1998兲.
18
International Technology Roadmap for Semiconductors, available at
http://public.itrs.net 共SEMATECH, Austin, TX, 2001兲.
19
Z. Yao, C. L. Kane, and C. Dekker, Phys. Rev. Lett. 84, 2941
共2000兲.
20
S. Datta, Electronic Transport in Mesoscopic Systems 共Cambridge
University Press, Cambridge, 1995兲.
21
T. Yamada, Appl. Phys. Lett. 76, 628 共2000兲.

Downloaded 06 Feb 2013 to 128.46.94.26. Redistribution subject to AIP license or copyright; see http://apl.aip.org/about/rights_and_permissions

